"EA6300V1" (Q87-EA6400) BCM4360

Post new topic   Reply to topic    DD-WRT Forum Forum Index -> Broadcom SoC based Hardware
Goto page Previous  1, 2, 3 ... 92, 93, 94, 95, 96  Next
Author Message
cheerful
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 3

PostPosted: Thu Sep 07, 2017 8:23    Post subject: Reply with quote
Hi,

I just purchased a Linksys EA6400 to replace a broken Netgear. Just set up with stock firmware and it's working but running quite hot. Looks like people have success putting DD-WRT on it.

Some background. The route is running firmware 1.1.40.172334. I have tried to update its firmware but it says nothing is found. Downloaded EA6400_1.1.40.176337_prod.img from Linksys but the router says it's invalid. I'm not sure if this signal some issues.

This is a very long thread. What's the latest installation instruction for a newbie on DD-WRT?

Thanks
Sponsor
deslatha
DD-WRT Novice


Joined: 12 Jul 2016
Posts: 47

PostPosted: Thu Sep 07, 2017 17:54    Post subject: Reply with quote
link626 wrote:
I'm thinking about trying ddwrt once again.
Which version is the fastest and most stable.
The stock linksys fw has been rock solid for me, but stupid linksys won't let me force 40mhz on 2.4ghz.


try to stock file i post. it is able unlock all channel and 40 bw mhz . if you know how to flash cfe then here the best cfe for ea6400.
what feature:
*porting cfe from xvortex( able hlod reset button for loading new FW).
* setting clock rate 1200,400 which 75% faster than stock.
*porting 2.4ghz from AC56ac which maximum 27.5 dbm.
*porting 5ghz from r7000 which maximum 25.0 dbm.
*including calibrating radio wifi,ssid,secret code ...etc.
*maximum of FW now 31.75 mB.
*max data by wifi.
* free softbricked from reset 30/30/30.

for best adv. use : dd-wrt.v24-K3_AC_ARM_STD_128K.bin to get maximun nvram.
http://www.desipro.de/ddwrt/K3-AC-Arm/
notes: if you use VPN then setting :clkfreq=1400,533. sdram_config=0x0147.
for running stock FW , you need replace all parameter from this cfe to stock cfe.



cfe_ea6400_OC.bin
 Description:

Download
 Filename:  cfe_ea6400_OC.bin
 Filesize:  512 KB
 Downloaded:  190 Time(s)

deslatha
DD-WRT Novice


Joined: 12 Jul 2016
Posts: 47

PostPosted: Thu Sep 07, 2017 18:01    Post subject: testing on cpu Reply with quote
Here the testing of cpu of ea6400 base on Soc 4708Axx. result that a FW have default setting which max clock rate 700mhz and minimum 300mhz.
root@DD-WRT:~# cat /proc/dmu/temperature
625
root@DD-WRT:~#
root@DD-WRT:~# cat /proc/cpuinfo
model name : ARMv7 Processor rev 0 (v7l)
processor : 0
BogoMIPS : 2786.91
Features : half fastmult edsp tls
CPU implementer : 0x41
CPU architecture: 7
CPU variant : 0x3
CPU part : 0xc09
CPU revision : 0

model name : ARMv7 Processor rev 0 (v7l)
processor : 1
BogoMIPS : 2786.91
Features : half fastmult edsp tls
CPU implementer : 0x41
CPU architecture: 7
CPU variant : 0x3
CPU part : 0xc09
CPU revision : 0

Hardware : Northstar Prototype
Revision : 0000
Serial : 0000000000000000
root@DD-WRT:~#
root@DD-WRT:~# wl -i eth1 txpwr_target_max
Maximum Tx Power Target (chanspec:0x1006): 27.50 27.50
root@DD-WRT:~#
root@DD-WRT:~# wl -i eth2 txpwr_target_max
Maximum Tx Power Target (chanspec:0xd024): 25.00 25.00 25.00
Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=1400,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 1400MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 700000000Hz on IRQ 27
sched_clock: 32 bits at 700MHz, resolution 1ns, wraps every 3067833343ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0xa17102bcf3, max_idle_ns: 440795224838 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 699.45MHz.
Calibrating delay loop... 2786.91 BogoMIPS (lpj=13934592)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (5573.83 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
futex hash table entries: 512 (order: 3, 32768 bytes)
NET: Registered protocol family 16
DMA: preallocated 256 KiB pool for atomic coherent allocations
coherence_win_size = 10000000
coherence_flag = FFFFFFF8
ddr_phys_offset_va =FFFFFFFF
ddr_phys_offset2_va =A8000000

***********************************************************
Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=1200,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 1200MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 600000000Hz on IRQ 27
sched_clock: 32 bits at 600MHz, resolution 1ns, wraps every 3579139583ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0x8a60dd94a9, max_idle_ns: 440795233082 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 599.51MHz.
Calibrating delay loop... 2387.14 BogoMIPS (lpj=11935744)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (4774.29 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns

***********************************************************************
Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=1000,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 1000MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 500000000Hz on IRQ 27
sched_clock: 32 bits at 500MHz, resolution 2ns, wraps every 4294967295ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0xe6a171a037, max_idle_ns: 881590485102 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 499.59MHz.
Calibrating delay loop... 1987.37 BogoMIPS (lpj=9936896)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (3981.31 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns


***************************************************************
Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=800,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 800MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 400000000Hz on IRQ 27
sched_clock: 32 bits at 400MHz, resolution 2ns, wraps every 5368709118ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0x5c4093a7d1, max_idle_ns: 440795210635 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 399.68MHz.
Calibrating delay loop... 1594.16 BogoMIPS (lpj=7970816)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (3188.32 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns

**************************************************************************

Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=600,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 600MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 300000000Hz on IRQ 27
sched_clock: 32 bits at 300MHz, resolution 3ns, wraps every 7158278654ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0x45306eca54, max_idle_ns: 440795215369 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 299.75MHz.
Calibrating delay loop... 1196.85 BogoMIPS (lpj=5984256)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (2393.70 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
***************************************************************************

Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=400,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 600MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 300000000Hz on IRQ 27
sched_clock: 32 bits at 300MHz, resolution 3ns, wraps every 7158278654ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0x45306eca54, max_idle_ns: 440795215369 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 299.75MHz.
Calibrating delay loop... 1196.85 BogoMIPS (lpj=5984256)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (2393.70 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
*****************************************************************************
Init Arena
Init Devs.
Boot partition size = 262144(0x40000)
DDR Clock: 400 MHz
Info: DDR frequency set from clkfreq=200,*400*
et0: Broadcom BCM47XX 10/100/1000 Mbps Ethernet Controller 6.39.163.39 (r394801)
CPU type 0x0: 600MHz
Tot mem: 131072 KBytes

CFE mem: 0x00F00000 - 0x0109DF6C (1695596)
Data: 0x00F56650 - 0x00F56B18 (1224)
BSS: 0x00F56B28 - 0x00F9BF6C (283716)
Heap: 0x00F9BF6C - 0x0109BF6C (1048576)
Stack: 0x0109BF6C - 0x0109DF6C (8192)
Text: 0x00F00000 - 0x00F4B224 (307748)
Boot: 0x0109E000 - 0x010DE000
Reloc: I:00000000 - D:00000000

Boot version: v2.1.10
NR_IRQS:256
MPCORE GIC init
soc_dmu_init
add clk lookups
MPCORE Global Timer Clock 300000000Hz on IRQ 27
sched_clock: 32 bits at 300MHz, resolution 3ns, wraps every 7158278654ns
clocksource: mpcore_gtimer: mask: 0xffffffffffffffff max_cycles: 0x45306eca54, max_idle_ns: 440795215369 ns
register local timer
smp_twd: clock not found -2
Calibrating local timer... 299.74MHz.
Calibrating delay loop... 1196.85 BogoMIPS (lpj=5984256)
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
CPU: Testing write buffer coherency: ok
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
2 cores has been found
Setting up static identity map for 0x85e0 - 0x8614
L2C: platform provided aux values permit register corruption.
L2C: DT/platform modifies aux control register: 0x0a130000 -> 0x7a530000
L2C-310 erratum 769419 enabled
L2C-310 enabling early BRESP for Cortex-A9
L2C-310 full line of zeros enabled for Cortex-A9
L2C-310 dynamic clock gating enabled, standby mode enabled
L2C-310 cache controller enabled, 16 ways, 256 kB
L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x4e530001
CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
Brought up 2 CPUs
SMP: Total of 2 processors activated (2393.70 BogoMIPS).
clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
***********************************************************************

at minimum cpu clock speed :
wl -i eth1 txpwr_target_max
Maximum Tx Power Target (chanspec:0x1006): 27.50 27.50
root@DD-WRT:~#
root@DD-WRT:~# wl -i eth2 txpwr_target_max
Maximum Tx Power Target (chanspec:0xd024): 14.00 14.00 14.00
root@DD-WRT:~# nvram get clkfreq
200,400
root@DD-WRT:~# cat /proc/dmu/temperature
647
root@DD-WRT:~# cat /proc/cpuinfo
model name : ARMv7 Processor rev 0 (v7l)
processor : 0
BogoMIPS : 1196.85
Features : half fastmult edsp tls
CPU implementer : 0x41
CPU architecture: 7
CPU variant : 0x3
CPU part : 0xc09
CPU revision : 0

model name : ARMv7 Processor rev 0 (v7l)
processor : 1
BogoMIPS : 1196.85
Features : half fastmult edsp tls
CPU implementer : 0x41
CPU architecture: 7
CPU variant : 0x3
CPU part : 0xc09
CPU revision : 0

Hardware : Northstar Prototype
Revision : 0000
Serial : 0000000000000000
root@DD-WRT:~#
***********************************************
each testing runing 24/24 for 72hours and each hour reset and reboot.
cheerful
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 3

PostPosted: Fri Sep 08, 2017 17:51    Post subject: Reply with quote
What are the main features gained with the DD-WRT firmware over stock?
link626
DD-WRT Novice


Joined: 19 Feb 2010
Posts: 41

PostPosted: Sat Sep 09, 2017 7:41    Post subject: Reply with quote
deslatha wrote:
]

try to stock file i post. it is able unlock all channel and 40 bw mhz . if you know how to flash cfe then here the best cfe for ea6400.
what feature:
*porting cfe from xvortex( able hlod reset button for loading new FW).
* setting clock rate 1200,400 which 75% faster than stock.
*porting 2.4ghz from AC56ac which maximum 27.5 dbm.
*porting 5ghz from r7000 which maximum 25.0 dbm.
*including calibrating radio wifi,ssid,secret code ...etc.
*maximum of FW now 31.75 mB.
*max data by wifi.
* free softbricked from reset 30/30/30.

for best adv. use : dd-wrt.v24-K3_AC_ARM_STD_128K.bin to get maximun nvram.
http://www.desipro.de/ddwrt/K3-AC-Arm/
notes: if you use VPN then setting :clkfreq=1400,533. sdram_config=0x0147.
for running stock FW , you need replace all parameter from this cfe to stock cfe.




So, you're saying I can run stock Linksys firmware and manually choose 40mhz?

Can you hack the stock firmware to choose 40mhz ?

All I care about is unlocking 40mhz on 2.4ghz on stock fw.

I don't want to overclock anything.



sss.jpg
 Description:
 Filesize:  144.92 KB
 Viewed:  5279 Time(s)

sss.jpg


gta2000
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 4

PostPosted: Sat Sep 09, 2017 14:37    Post subject: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.

I did try both CEF from the install instruction which are
•Koolshare CFE: http://www.dd-wrt.com/phpBB2/download.php?id=34440
•(Alternative CFE) Xvortex CFE: http://www.dd-wrt.com/phpBB2/download.php?id=33329

But both are giving the same slow rate. Crying or Very sad Crying or Very sad

The current version I flash is DD-WRT v3.0-r33257 std (08/29/17).

I also noticed that the Received (RX) and Transmitted (TX) from Wireless Packet Info would show errors which there is 0 error on my TP-Link-941N with DD-WRT.

I did try to dig the solution from this forum but the speed issue seems not related to the settings. Could anyone give some suggestions?

Really appreciate for your help.



3.JPG
 Description:
 Filesize:  17.34 KB
 Viewed:  5256 Time(s)

3.JPG



1.JPG
 Description:
 Filesize:  17.25 KB
 Viewed:  5256 Time(s)

1.JPG



2.JPG
 Description:
 Filesize:  23.48 KB
 Viewed:  5256 Time(s)

2.JPG


cheerful
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 3

PostPosted: Sat Sep 09, 2017 17:35    Post subject: Reply with quote
Hi,

I tried to follow instruction by butterworth on page 67

The prep step says to install the latest firmware twice. Mine has 1.1.40.172334. Linksys support page shows EA6400_1.1.40.176337_prod.img. But the installation will end with error of invalid image. What should I try to install here?

Thanks
link626
DD-WRT Novice


Joined: 19 Feb 2010
Posts: 41

PostPosted: Sat Sep 09, 2017 19:55    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.



This is why I gave up on DDWRT and went back to stock.

The speeds from ddwrt were pure crap and unstable even on 5ghz vs. bone stock linksys firmware.
While Linksys fw is barebones and doesn't let you tweak anything, speeds are rock solid. No slowdowns, and no need to reboot. But too many neighbors have 2.4ghz routers, and my other computers only have 1x1 wifi cards, so I can't get more than 72mbps connect rate on those.


All you can do is to keep flashing older DD versions until you find one that works.

I wish there were a way to hack the 2.4ghz to force 40mhz, like tplink does it.
Malachi
DD-WRT Guru


Joined: 17 Jul 2012
Posts: 6410
Location: Columbus, Ohio

PostPosted: Sat Sep 09, 2017 20:24    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
link626 wrote:
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.



This is why I gave up on DDWRT and went back to stock.

The speeds from ddwrt were pure crap and unstable even on 5ghz vs. bone stock linksys firmware.
While Linksys fw is barebones and doesn't let you tweak anything, speeds are rock solid. No slowdowns, and no need to reboot. But too many neighbors have 2.4ghz routers, and my other computers only have 1x1 wifi cards, so I can't get more than 72mbps connect rate on those.


All you can do is to keep flashing older DD versions until you find one that works.

I wish there were a way to hack the 2.4ghz to force 40mhz, like tplink does it.


Too many of your neighbors have 2.4ghz, so you'd like to set your 2.4ghz to 40mhz.
All your neighbors as considerate?

_________________
I am far from a guru, I'm barely a novice.
gta2000
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 4

PostPosted: Wed Sep 13, 2017 4:17    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.


Anyone who flashed Merlin has the same issue?
Silent_Swift
DD-WRT User


Joined: 20 Aug 2015
Posts: 100
Location: London

PostPosted: Sun Sep 24, 2017 10:22    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
gta2000 wrote:
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.


Anyone who flashed Merlin has the same issue?


Speeds are fine here, running X7.5. I am getting 72.2 Mbps on RX and TX, and this is in a congested Wifi environment.

cheerful wrote:
Hi,

I tried to follow instruction by butterworth on page 67

The prep step says to install the latest firmware twice. Mine has 1.1.40.172334. Linksys support page shows EA6400_1.1.40.176337_prod.img. But the installation will end with error of invalid image. What should I try to install here?

Thanks


You can't use any third party firmware as the Linksys firmware series from 1.1.40.17xxxx and higher has signature checking to ensure that only certified Linksys firmware is flashed.

It is possible that the Linksys image is corrupted or is missing the signature or that Linksys has used a different signature?

New Merlin build now: X7.6, it seems that the code has been synced with 380.67

Details from Koolshare Thread:
【Linksys EA Series】 includes the following models:
EA6200
EA6400
EA6700 / EA6500v2
EA6900

Firmware update log:

Synchronous asuswrt-merlin firmware 380.67 Code : https://github.com/RMerl/asuswrt-merlin/blob/master/Changelog.txt#L82-L135

Upgrade instructions:
Upgrading X7.6 from the X7.x series does not need to empty the configuration and format the jffs partition

Upgrading X7.6 from the X6.x family, you need to clear the router configuration and format the jffs partition

Firmware download address:
EA6200 MD5: 5C2219A236F5B16FBDAB2C665FF517C9
EA6400 MD5: D7839CD827218FFD97DD6C6CE377C86E
EA6700 / EA6500v2 MD5: B00F3CC5721481611D41FFC5B212D019
EA6900 MD5: 87FA8B7548813E38AB8BB4194FCD563F

_________________
Linksys EA6400/6300v1 Guide Very Happy



BT Infinity FTTC
BRAS PROFILE: 76.2MBPS DOWN / 20 MBPS UP

DD-Wrt Very Happy Broadcom - EA6300v1
TP Link Extender - TL-WA850RE OpenWrt 15.05
BT Openreach Modem ECI - OpenWrt 15.05
Virgin Media Super Hub - Stock, disabled DHCP and used as Access Point to extend coverage
gta2000
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 4

PostPosted: Tue Sep 26, 2017 9:28    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
Silent_Swift wrote:
gta2000 wrote:
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.


Anyone who flashed Merlin has the same issue?


Speeds are fine here, running X7.5. I am getting 72.2 Mbps on RX and TX, and this is in a congested Wifi environment.


I finally switch to Merlin x7.5 and it stays at really good speed for both 2.4 and 5G. But I personally like DD more that Merlin Embarassed .
However, I can't see there is any new amendment adding to DD firmware of EA6400 to be honest . Sad
Silent_Swift
DD-WRT User


Joined: 20 Aug 2015
Posts: 100
Location: London

PostPosted: Wed Sep 27, 2017 15:07    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
gta2000 wrote:
Silent_Swift wrote:
gta2000 wrote:
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.


Anyone who flashed Merlin has the same issue?


Speeds are fine here, running X7.5. I am getting 72.2 Mbps on RX and TX, and this is in a congested Wifi environment.


I finally switch to Merlin x7.5 and it stays at really good speed for both 2.4 and 5G. But I personally like DD more that Merlin Embarassed .
However, I can't see there is any new amendment adding to DD firmware of EA6400 to be honest . Sad


Yeah I honestly like DD-Wrt more, but the wifi was just very unstable when I tried it before.

It's been a year since I've moved on from DD-Wrt; I would have hoped it has improved, but I doubt it. I might give the dd-wrt kong version a shot when I've got some free time.

It does seem that the Merlin x7.6 firmware is somehow missing.

_________________
Linksys EA6400/6300v1 Guide Very Happy



BT Infinity FTTC
BRAS PROFILE: 76.2MBPS DOWN / 20 MBPS UP

DD-Wrt Very Happy Broadcom - EA6300v1
TP Link Extender - TL-WA850RE OpenWrt 15.05
BT Openreach Modem ECI - OpenWrt 15.05
Virgin Media Super Hub - Stock, disabled DHCP and used as Access Point to extend coverage
gta2000
DD-WRT Novice


Joined: 07 Sep 2017
Posts: 4

PostPosted: Wed Sep 27, 2017 18:33    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
Silent_Swift wrote:
gta2000 wrote:
Silent_Swift wrote:
gta2000 wrote:
gta2000 wrote:
After following the install instruction by "butterworth" of page 67 (Many thanks for the guide). I successfully get DD-WRT installed on my EA6400.
However, I realized that the 2.4G rate just keep staying at 5.5Mbps which obviously slower than stock version. But the speed is pretty good at 5G.


Anyone who flashed Merlin has the same issue?


Speeds are fine here, running X7.5. I am getting 72.2 Mbps on RX and TX, and this is in a congested Wifi environment.


I finally switch to Merlin x7.5 and it stays at really good speed for both 2.4 and 5G. But I personally like DD more that Merlin Embarassed .
However, I can't see there is any new amendment adding to DD firmware of EA6400 to be honest . Sad


Yeah I honestly like DD-Wrt more, but the wifi was just very unstable when I tried it before.

It's been a year since I've moved on from DD-Wrt; I would have hoped it has improved, but I doubt it. I might give the dd-wrt kong version a shot when I've got some free time.

It does seem that the Merlin x7.6 firmware is somehow missing.


First time heard about "Kong" version, hope you will have some good news on that version. Very Happy
Silent_Swift
DD-WRT User


Joined: 20 Aug 2015
Posts: 100
Location: London

PostPosted: Fri Sep 29, 2017 9:18    Post subject: Re: Need help on 2.4G Rate keep staying at 5.5Mbps Reply with quote
gta2000 wrote:

First time heard about "Kong" version, hope you will have some good news on that version. Very Happy


The KongAC build has been present for quite some time, check earlier posts from this long thread lol.

The EA6400 is supported by the standard build: dd-wrt.v24-K3_AC_ARM_STD.bin at the url below: http://www.desipro.de/ddwrt/K3-AC-Arm/

_________________
Linksys EA6400/6300v1 Guide Very Happy



BT Infinity FTTC
BRAS PROFILE: 76.2MBPS DOWN / 20 MBPS UP

DD-Wrt Very Happy Broadcom - EA6300v1
TP Link Extender - TL-WA850RE OpenWrt 15.05
BT Openreach Modem ECI - OpenWrt 15.05
Virgin Media Super Hub - Stock, disabled DHCP and used as Access Point to extend coverage
Goto page Previous  1, 2, 3 ... 92, 93, 94, 95, 96  Next Display posts from previous:    Page 93 of 96
Post new topic   Reply to topic    DD-WRT Forum Forum Index -> Broadcom SoC based Hardware All times are GMT

Navigation

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You can attach files in this forum
You can download files in this forum