Author
Message
Aiwi DD-WRT Novice Joined: 04 Dec 2011 Posts: 4 Location: Sweden
Posted: Wed Dec 07, 2011 21:34 Post subject: [solved] Run dd-wrt on TP-LINK MR3420
by MOD: official build on page 2
Running DD-WRT v24-sp2 (11/21/10) std (SVN revision 15778) on your TP-LINK MR3420 v1.2
Please note that I successfully installed and am currently running dd-wrt on my TP-LINK MR3420 v1.2, However, I take no responsibility if you manage to brick your router.
Background:
The TP-LINK MR3420 v1.0-v1.2 has essentially the same hardware as TP-LINK WR841ND v7.2 which has a dd-wrt available for download
You will need:
OpenWRT for MR3420 : http://wiki.openwrt.org/toh/tp-link/tl-mr3420
OpenWRT for WR841ND: http://wiki.openwrt.org/toh/tp-link/tl-wr841nd
DD-WRT for WR841ND 7.0 (I used factory-to-ddwrt.bin): http://www.dd-wrt.com/site/support/router-database
Installation:
1. Install OpenWRT MR3420 through regular webGUI
2. Using telnet 192.168.1.1:
Code: cd /tmp/
wget http://downloads.openwrt.org/snapshots/trunk/ar71xx/openwrt-ar71xx-generic-tl-wr841nd-v7-squashfs-factory.bin
sysupgrade openwrt-ar71xx-generic-tl-wr841nd-v7-squashfs-factory.bin
3. Using telnet 192.168.1.1:
Code: cd /tmp/
wget http://www.dd-wrt.com/routerdb/de/download/TP-Link/WR841ND/7.0/factory-to-ddwrt.bin/3849
sysupgrade factory-to-ddwrt.bin
4. Success! Now we configure dd-wrt through webGUI
Configuration:
Read through and configure according to http://www.dd-wrt.com/wiki/index.php/Atheros/ath_wireless_settings#Introduction
Wireless Mode
Recommended Setting: AP
Wireless Network Mode
Recommended Setting: NG-Mixed
Channel Width
Recommended Setting: Turbo (40 MHz)
Wireless Channel
Recommended Setting: 2, 4, 6, 7, 8, 9, or 10*
Advanced Settings
Regulatory Domain
Recommended Setting: Your Country
TX Power
Recommended Setting: Highest dBm your radios/regulatory domain support
Antenna Gain
Recommended Setting: dBi value of the antenna(s) used on the router (Anyone know?)
Protection Mode
Recommended Setting: RTS/CTS
RTS Threshold
Recommended Setting: Enable
Short/Long Preamble
Recommended Setting: Enable
TX & RX Antenna Chains
Recommended Setting: Seems like 1+3 or 1+2+3 works best
Issues:
USB not working
Clients seem capped at 130mbs TX/RX
Reverting to official TP-LINK MR3420 firmware not tested
Back to top
Sponsor
Sash DD-WRT Guru Joined: 20 Sep 2006 Posts: 17619 Location: Hesse/Germany
Back to top
Aiwi DD-WRT Novice Joined: 04 Dec 2011 Posts: 4 Location: Sweden
Posted: Thu Dec 08, 2011 13:25 Post subject:
Code: dmesg
<5>[ 0.000000] Linux version 2.6.34.7-svn15501 (root@dd-wrt) (gcc version 4.3.3 (GCC) ) #1771 Sun Nov 21 11:50:56 CET 2010
<4>[ 0.000000] flash_size passed from bootloader = 4
<6>[ 0.000000] bootconsole [early0] enabled
<6>[ 0.000000] CPU revision is: 00019374 (MIPS 24Kc)
<6>[ 0.000000] Determined physical RAM map:
<6>[ 0.000000] memory: 02000000 @ 00000000 (usable)
<4>[ 0.000000] Zone PFN ranges:
<4>[ 0.000000] Normal 0x00000000 -> 0x00002000
<4>[ 0.000000] Movable zone start PFN for each node
<4>[ 0.000000] early_node_map[1] active PFN ranges
<4>[ 0.000000] 0: 0x00000000 -> 0x00002000
<7>[ 0.000000] On node 0 totalpages: 8192
<7>[ 0.000000] free_area_init_node: node 0, pgdat 802498a0, node_mem_map 81000000
<7>[ 0.000000] Normal zone: 64 pages used for memmap
<7>[ 0.000000] Normal zone: 0 pages reserved
<7>[ 0.000000] Normal zone: 8128 pages, LIFO batch:0
<4>[ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pages: 8128
<5>[ 0.000000] Kernel command line: console=ttyS0,115200 root=1f02 rootfstype=squashfs noinitrd init=/sbin/init
<6>[ 0.000000] PID hash table entries: 128 (order: -3, 512 bytes)
<6>[ 0.000000] Dentry cache hash table entries: 4096 (order: 2, 16384 bytes)
<6>[ 0.000000] Inode-cache hash table entries: 2048 (order: 1, 8192 bytes)
<4>[ 0.000000] Primary instruction cache 64kB, VIPT, 4-way, linesize 32 bytes.
<4>[ 0.000000] Primary data cache 32kB, 4-way, VIPT, cache aliases, linesize 32 bytes
<6>[ 0.000000] Writing ErrCtl register=00000000
<6>[ 0.000000] Readback ErrCtl register=00000000
<6>[ 0.000000] Memory: 29696k/32768k available (1998k kernel code, 3072k reserved, 337k data, 144k init, 0k highmem)
<6>[ 0.000000] NR_IRQS:128
<6>[ 0.000000] Calibrating delay loop... 266.24 BogoMIPS (lpj=1331200)
<4>[ 0.240000] Mount-cache hash table entries: 512
<6>[ 0.240000] NET: Registered protocol family 16
<4>[ 0.250000] PCI init:ar7240_pcibios_init
<4>[ 0.250000] registering PCI controller with io_map_base unset
<4>[ 0.260000] bio: create slab <bio-0> at 0
<6>[ 0.270000] PCI: fixup device 0000:00:00.0
<6>[ 0.280000] found calibration data for slot 0 on 0xBF3F1000
<7>[ 0.290000] pci 0000:00:00.0: reg 10: [mem 0x00000000-0x0000ffff 64bit]
<7>[ 0.290000] pci 0000:00:00.0: supports D1
<7>[ 0.290000] pci 0000:00:00.0: PME# supported from D0 D1 D3hot
<7>[ 0.290000] pci 0000:00:00.0: PME# disabled
<6>[ 0.290000] pci 0000:00:00.0: BAR 0: assigned [mem 0x10000000-0x1000ffff 64bit]
<6>[ 0.300000] pci 0000:00:00.0: BAR 0: set to [mem 0x10000000-0x1000ffff 64bit] (PCI address [0x10000000-0x1000ffff]
<4>[ 0.310000] Returning IRQ 48
<0>[ 0.310000] fixup irq: got 48
<6>[ 0.310000] Switching to clocksource MIPS
<6>[ 0.320000] NET: Registered protocol family 2
<6>[ 0.320000] IP route cache hash table entries: 1024 (order: 0, 4096 bytes)
<6>[ 0.330000] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
<6>[ 0.340000] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
<6>[ 0.340000] TCP: Hash tables configured (established 1024 bind 1024)
<6>[ 0.350000] TCP reno registered
<6>[ 0.350000] UDP hash table entries: 256 (order: 0, 4096 bytes)
<6>[ 0.360000] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
<6>[ 0.360000] NET: Registered protocol family 1
<7>[ 0.370000] PCI: CLS 0 bytes, default 32
<5>[ 0.370000] gpio_proc: module loaded and /proc/gpio/ created
<5>[ 0.380000] init_vdso successfull
<6>[ 0.380000] squashfs: version 3.0 (2006/03/15) Phillip Lougher
<6>[ 0.390000] msgmni has been set to 58
<6>[ 0.390000] io scheduler noop registered
<6>[ 0.390000] io scheduler deadline registered (default)
<6>[ 0.400000] Serial: 8250/16550 driver, 1 ports, IRQ sharing disabled
<6>[ 0.410000] serial8250.0: ttyS0 at MMIO 0x18020000 (irq = 19) is a 16550A
<6>[ 0.410000] console [ttyS0] enabled, bootconsole disabled
<0>[ 0.430000] guessed flashsize = 4M
<0>[ 0.430000] scanning for root partition
<0>[ 0.430000] tplink uboot detected
<0>[ 0.440000] guessed bootloader size = 20000
<0>[ 0.450000]
<0>[ 0.450000] found squashfs at 160000
<5>[ 0.450000] Creating 8 MTD partitions on "ar7240-nor0":
<5>[ 0.460000] 0x000000000000-0x000000020000 : "RedBoot"
<5>[ 0.460000] 0x000000020000-0x0000003e0000 : "linux"
<5>[ 0.470000] 0x000000160000-0x0000003d0000 : "rootfs"
<5>[ 0.470000] mtd: partition "rootfs" set to be root filesystem
<5>[ 0.480000] 0x0000003d0000-0x0000003e0000 : "ddwrt"
<5>[ 0.490000] 0x0000003e0000-0x0000003f0000 : "nvram"
<5>[ 0.490000] 0x0000003f0000-0x000000400000 : "board_config"
<5>[ 0.500000] 0x000000000000-0x000000400000 : "fullflash"
<5>[ 0.510000] 0x000000000000-0x000000020000 : "fullboot"
<6>[ 0.510000] PPP generic driver version 2.4.2
<6>[ 0.520000] PPP Deflate Compression module registered
<6>[ 0.520000] PPP BSD Compression module registered
<6>[ 0.530000] PPP MPPE Compression module registered
<6>[ 0.530000] NET: Registered protocol family 24
<6>[ 0.540000] PPPoL2TP kernel driver, V1.0
<6>[ 0.540000] IMQ driver loaded successfully.
<6>[ 0.550000] Hooking IMQ before NAT on PREROUTING.
<6>[ 0.550000] Hooking IMQ after NAT on POSTROUTING.
<6>[ 0.560000] tun: Universal TUN/TAP device driver, 1.6
<6>[ 0.560000] tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
<4>[ 0.570000] AG7240: Length per segment 1536
<4>[ 0.570000] AG7240: Max segments per packet 1
<4>[ 0.580000] AG7240: Max tx descriptor count 80
<4>[ 0.580000] AG7240: Max rx descriptor count 252
<4>[ 0.590000] AG7240: fifo cfg 3 01f00140
<4>[ 0.590000] AG7240CHH: Mac address for unit 0
<4>[ 0.590000] AG7240CHH: ff:ff:ff:ff:ff:ff
<4>[ 0.800000] AG7240CHH: Mac address for unit 1
<4>[ 0.800000] AG7240CHH: ff:ff:ff:ff:ff:ff
<6>[ 1.010000] Software Watchdog Timer: 0.07 initialized. soft_noboot=0 soft_margin=60 sec (nowayout= 0)
<4>[ 1.020000] u32 classifier
<4>[ 1.020000] input device check on
<4>[ 1.020000] Actions configured
<4>[ 1.030000] Netfilter messages via NETLINK v0.30.
<4>[ 1.030000] nf_conntrack version 0.5.0 (464 buckets, 1856 max)
<4>[ 1.040000] CONFIG_NF_CT_ACCT is deprecated and will be removed soon. Please use
<4>[ 1.050000] nf_conntrack.acct=1 kernel parameter, acct=1 nf_conntrack module option or
<4>[ 1.050000] sysctl net.netfilter.nf_conntrack_acct=1 to enable it.
<4>[ 1.060000] nf_conntrack_rtsp v0.6.21 loading
<4>[ 1.060000] nf_nat_rtsp v0.6.21 loading
<6>[ 1.070000] ip_tables: (C) 2000-2006 Netfilter Core Team
<6>[ 1.070000] IPP2P v0.8.2 loading
<6>[ 1.080000] TCP westwood registered
<6>[ 1.080000] TCP hybla registered
<6>[ 1.080000] TCP vegas registered
<6>[ 1.090000] NET: Registered protocol family 17
<5>[ 1.090000] Bridge firewalling registered
<6>[ 1.100000] 802.1Q VLAN Support v1.8 Ben Greear <greearb@candelatech.com>
<6>[ 1.100000] All bugs added by David S. Miller <davem@redhat.com>
<4>[ 1.140000] VFS: Mounted root (squashfs filesystem) readonly on device 31:2.
<6>[ 1.150000] Freeing unused kernel memory: 144k freed
<4>[ 3.300000] ag7240_ring_alloc Allocated 1280 at 0x818b5800
<4>[ 3.310000] ag7240_ring_alloc Allocated 4032 at 0x81a07000
<4>[ 3.310000] Virian MDC CFG Value ==> 4
<4>[ 3.320000] Setting PHY...
<4>[ 6.340000] AG7240: enet unit:0 phy:4 is up...Mii 100Mbps full duplex
<4>[ 6.350000] AG7240: done cfg2 0x7115 ifctl 0x10000 miictrl
<4>[ 6.360000] ag7240_ring_alloc Allocated 1280 at 0x81a25000
<4>[ 6.360000] ag7240_ring_alloc Allocated 4032 at 0x81b80000
<4>[ 6.370000] Virian MDC CFG Value ==> 4
<4>[ 6.370000] ATHRS26: resetting s26
<4>[ 6.480000] ATHRS26: s26 reset done
<4>[ 6.480000] Setting PHY...
<4>[ 7.710000] ath_mimo_hal: module license 'Proprietary' taints kernel.
<4>[ 7.710000] Disabling lock debugging due to kernel taint
<6>[ 7.730000] ath_mimo_hal: 0.9.17.1 (AR5416, REGOPS_FUNC)
<6>[ 8.200000] ath_mimo_pci: 0.9.4.5 (Atheros/multi-bss)
<6>[ 8.200000] ath_mimo_pci: CR-LSDK-1.4.0.144
<6>[ 8.210000] ath_dfs: Version 2.0.0
<6>[ 8.210000] Copyright (c) 2005-2006 Atheros Communications, Inc. All Rights Reserved
<6>[ 8.220000] wlan: 0.8.4.2 (Atheros/multi-bss)
<6>[ 8.220000] wlan: mac acl policy registered
<6>[ 8.230000] ath_rate_atheros: Version 2.0.1
<6>[ 8.230000] Copyright (c) 2001-2004 Atheros Communications, Inc, All Rights Reserved
<7>[ 8.240000] PCI: Setting latency timer of device 0000:00:00.0 to 64
<4>[ 8.240000] IRQ 48/wifi%d: IRQF_DISABLED is not guaranteed on shared IRQs
<6>[ 8.250000] device id 2E
<4>[ 8.260000] dfs_init_radar_filters: dfs->dfs_rinfo.rn_numradars: 0
<4>[ 8.270000] 1Mbps 2Mbps 5.5Mbps 11Mbps
<4>[ 8.270000] 1Mbps 2Mbps 5.5Mbps 11Mbps 6Mbps 9Mbps 12Mbps 18Mbps 24Mbps 36Mbps 48Mbps 54Mbps
<4>[ 8.280000] 1Mbps 2Mbps 5.5Mbps 11Mbps 6Mbps 9Mbps 12Mbps 18Mbps 24Mbps 36Mbps 48Mbps 54Mbps
<4>[ 8.290000] 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
<4>[ 8.290000] 1Mbps 2Mbps 5.5Mbps 11Mbps 6Mbps 9Mbps 12Mbps 18Mbps 24Mbps 36Mbps 48Mbps 54Mbps
<4>[ 8.300000] 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
<4>[ 8.310000] 1Mbps 2Mbps 5.5Mbps 11Mbps 6Mbps 9Mbps 12Mbps 18Mbps 24Mbps 36Mbps 48Mbps 54Mbps
<4>[ 8.320000] 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
<4>[ 8.320000] wifi0: mac 384.2 phy 15.15 radio 12.0
<4>[ 8.330000] wifi0: Use hw queue 1 for WME_AC_BE traffic
<4>[ 8.330000] wifi0: Use hw queue 0 for WME_AC_BK traffic
<4>[ 8.340000] wifi0: Use hw queue 2 for WME_AC_VI traffic
<4>[ 8.340000] wifi0: Use hw queue 3 for WME_AC_VO traffic
<4>[ 8.350000] wifi0: Use hw queue 8 for CAB traffic
<4>[ 8.350000] wifi0: Use hw queue 9 for beacons
<4>[ 8.360000] wifi0: Use hw queue 7 for UAPSD
<6>[ 8.360000] wifi0: Atheros 9287: mem=0x10000000, irq=48 hw_base=0xb0000000
<6>[ 9.980000] device br0 entered promiscuous mode
<6>[ 10.000000] br0: starting userspace STP failed, starting kernel STP
<4>[ 10.020000] ag7240_ring_free Freeing at 0x81a25000
<4>[ 10.020000] ag7240_ring_free Freeing at 0x81b80000
<4>[ 10.040000] ag7240_ring_alloc Allocated 1280 at 0x81a7c000
<4>[ 10.040000] ag7240_ring_alloc Allocated 4032 at 0x81b80000
<4>[ 10.050000] Virian MDC CFG Value ==> 4
<4>[ 10.050000] Setting PHY...
<4>[ 11.070000] ag7240_ring_free Freeing at 0x81a7c000
<4>[ 11.070000] ag7240_ring_free Freeing at 0x81b80000
<4>[ 11.090000] ag7240_ring_alloc Allocated 1280 at 0x819e4000
<4>[ 11.100000] ag7240_ring_alloc Allocated 4032 at 0x81b80000
<4>[ 11.100000] Virian MDC CFG Value ==> 4
<4>[ 11.110000] Setting PHY...
<6>[ 12.120000] device eth1 entered promiscuous mode
<4>[ 12.280000]
<4>[ 12.280000] ath_numswbaperbc = 8(1)adj=76800
<4>[ 13.150000] ic->ic_cwm.cw_width :1, ic->ic_cwm.cw_extoffset: 1
<6>[ 15.590000] device ath0 entered promiscuous mode
<6>[ 15.620000] br0: port 2(ath0) entering listening state
<6>[ 15.620000] device br0 left promiscuous mode
<6>[ 15.630000] device br0 entered promiscuous mode
<6>[ 15.640000] device br0 left promiscuous mode
<6>[ 15.650000] device br0 entered promiscuous mode
<6>[ 15.840000] bonding: Ethernet Channel Bonding Driver: v3.6.0 (September 26, 2009)
<6>[ 15.850000] bonding: MII link monitoring set to 100 ms
<6>[ 16.230000] device eth0 entered promiscuous mode
<6>[ 16.270000] device eth0 left promiscuous mode
<6>[ 16.620000] br0: port 2(ath0) entering learning state
<6>[ 17.620000] br0: topology change detected, propagating
<6>[ 17.620000] br0: port 2(ath0) entering forwarding state
<6>[ 17.860000] etherip: Ethernet over IPv4 tunneling driver
<4>[10115.280000] Sending cwmmode action frame to ff:ff:ff:ff:ff:ff
<4>[14811.210000] Resetting; Code: 01
<4>[14920.310000] Resetting; Code: 01
<4>[15040.480000] Resetting; Code: 01
<4>[15108.920000] Resetting; Code: 01
<4>[15110.200000] Resetting; Code: 01
<4>[15486.470000] Resetting; Code: 01
<4>[15488.350000] Resetting; Code: 01
<4>[15660.430000] Resetting; Code: 01
<4>[15668.980000] Resetting; Code: 01
<4>[15669.840000] Resetting; Code: 01
<4>[15806.700000] Resetting; Code: 01
<4>[15835.830000] Resetting; Code: 01
<4>[15836.690000] Resetting; Code: 01
<4>[15895.110000] Resetting; Code: 01
<4>[15959.670000] Resetting; Code: 01
<4>[15971.910000] Resetting; Code: 01
<4>[15972.780000] Resetting; Code: 01
<4>[15973.650000] Resetting; Code: 01
<4>[15981.880000] Resetting; Code: 01
<4>[15982.750000] Resetting; Code: 01
<4>[15983.620000] Resetting; Code: 01
<4>[16016.340000] Resetting; Code: 01
<4>[16029.290000] Resetting; Code: 01
<4>[16044.910000] Resetting; Code: 01
<4>[16049.360000] Resetting; Code: 01
<4>[16079.510000] Resetting; Code: 01
<4>[16092.980000] Resetting; Code: 01
<4>[16094.870000] Resetting; Code: 01
<4>[16187.590000] Resetting; Code: 01
<4>[17753.950000] Resetting; Code: 01
<4>[19143.460000] Resetting; Code: 01
<4>[20713.300000] Resetting; Code: 01
<4>[20714.580000] Resetting; Code: 01
<4>[20956.400000] Resetting; Code: 01
<4>[22547.850000] Resetting; Code: 01
<4>[22604.730000] Resetting; Code: 01
<4>[22605.600000] Resetting; Code: 01
<4>[22607.290000] Resetting; Code: 01
<4>[23117.300000] Resetting; Code: 01
Back to top
Sash DD-WRT Guru Joined: 20 Sep 2006 Posts: 17619 Location: Hesse/Germany
Back to top
nos_com71 DD-WRT Novice Joined: 15 Dec 2011 Posts: 8
Posted: Thu Jan 05, 2012 12:22 Post subject: Run dd-wrt on TP-LINK MR3420
I did the same and was successful ,but went directly from openwrt mr3420 to dd-wrt firmware,original tp-link firmware is not accepting dd-wrt directly. but strange thing on repeater mode it gives only transmission rate only at 1Mb/s !! in spite it transfer data on a higher speed when it is working. many settings were tried but no luck. any sugg.?
Back to top
Aiwi DD-WRT Novice Joined: 04 Dec 2011 Posts: 4 Location: Sweden
Posted: Fri Jan 06, 2012 13:03 Post subject: Re: Run dd-wrt on TP-LINK MR3420
nos_com71 wrote: I did the same and was successful ,but went directly from openwrt mr3420 to dd-wrt firmware,original tp-link firmware is not accepting dd-wrt directly. but strange thing on repeater mode it gives only transmission rate only at 1Mb/s !! in spite it transfer data on a higher speed when it is working. many settings were tried but no luck. any sugg.?
no idea mate, sorry
Back to top
johan_li3 DD-WRT Novice Joined: 16 Jan 2012 Posts: 1
Posted: Wed Jan 25, 2012 9:35 Post subject: Re: Run dd-wrt on TP-LINK MR3420
can be revert back to original firmware...?
Back to top
Sash DD-WRT Guru Joined: 20 Sep 2006 Posts: 17619 Location: Hesse/Germany
Posted: Wed Jan 25, 2012 9:43 Post subject: Re: Run dd-wrt on TP-LINK MR3420
nos_com71 wrote: I did the same and was successful ,but went directly from openwrt mr3420 to dd-wrt firmware,original tp-link firmware is not accepting dd-wrt directly. but strange thing on repeater mode it gives only transmission rate only at 1Mb/s !! in spite it transfer data on a higher speed when it is working. many settings were tried but no luck. any sugg.?
upgrade to the lastest beta _________________Forum Guidelines...How to get help
&
Forum Rules
&
RTFM/STFW
&
Throw some buzzwords into the WIKI search
_________________
I'm NOT rude, just offer pure facts!
_________________
Atheros (TP-Link & Clones, etc ) debrick service in EU
_________________
Guide on HowTo be Safe, Secure and Protect Your Online Anonymity!
Back to top
Sash DD-WRT Guru Joined: 20 Sep 2006 Posts: 17619 Location: Hesse/Germany
Back to top
LOM DD-WRT Guru Joined: 28 Dec 2008 Posts: 7647
Posted: Tue May 29, 2012 16:44 Post subject:
Test build for direct flash using stock firmwares gui admin/firmware update page.
This build is dd-wrt for wr841Nv7 r18777 with header modification so the file can be accepted by stock MR-3420 firmware.
There is no USB support in this build, please provide Sash with dmesg output so that the router can get official dd-wrt support (with USB). _________________ Kernel panic: Aiee, killing interrupt handler!
Back to top
srimo01 DD-WRT Novice Joined: 25 Jan 2009 Posts: 7
Posted: Wed May 30, 2012 0:25 Post subject:
Is the attached firmware enough or do i flash it again with tl-wr841nd-webflash.bin once done with initial firmware flash ?
Back to top
LOM DD-WRT Guru Joined: 28 Dec 2008 Posts: 7647
Posted: Wed May 30, 2012 1:14 Post subject:
srimo01 wrote: Is the attached firmware enough or do i flash it again with tl-wr841nd-webflash.bin once done with initial firmware flash ?
The attached firmware is all you need to flash.
If you want to return to TP-Link stock firmware after testing then the revert file is here:
http://www.dd-wrt.com/phpBB2/viewtopic.php?t=85237&postdays=0&postorder=asc&start=367 _________________ Kernel panic: Aiee, killing interrupt handler!
Back to top
srimo01 DD-WRT Novice Joined: 25 Jan 2009 Posts: 7
Posted: Fri Jun 01, 2012 11:29 Post subject:
Done with Firmware flash, as expected there is no USB support.
Here is dmesg
Code:
root@DD-WRT:~# dmesg
<5>[ 0.000000] Linux version 3.2.12-rc1-svn18774 (root@dd-wrt) (gcc version 4.6.3 20120201 (prerelease) (Linaro GCC 4.6-2012.02) ) #1477 Mon Mar 19 11:18:59 CET 2012
<4>[ 0.000000] flash_size passed from bootloader = 4
<6>[ 0.000000] bootconsole [early0] enabled
<6>[ 0.000000] CPU revision is: 00019374 (MIPS 24Kc)
<6>[ 0.000000] Determined physical RAM map:
<6>[ 0.000000] memory: 02000000 @ 00000000 (usable)
<4>[ 0.000000] Zone PFN ranges:
<4>[ 0.000000] Normal 0x00000000 -> 0x00002000
<4>[ 0.000000] Movable zone start PFN for each node
<4>[ 0.000000] early_node_map[1] active PFN ranges
<4>[ 0.000000] 0: 0x00000000 -> 0x00002000
<7>[ 0.000000] On node 0 totalpages: 8192
<7>[ 0.000000] free_area_init_node: node 0, pgdat 802709a0, node_mem_map 81000000
<7>[ 0.000000] Normal zone: 64 pages used for memmap
<7>[ 0.000000] Normal zone: 0 pages reserved
<7>[ 0.000000] Normal zone: 8128 pages, LIFO batch:0
<7>[ 0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
<7>[ 0.000000] pcpu-alloc: [0] 0
<4>[ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pages: 8128
<5>[ 0.000000] Kernel command line: console=ttyS0,115200 root=1f02 rootfstype=squashfs noinitrd init=/sbin/init
<6>[ 0.000000] PID hash table entries: 128 (order: -3, 512 bytes)
<6>[ 0.000000] Dentry cache hash table entries: 4096 (order: 2, 16384 bytes)
<6>[ 0.000000] Inode-cache hash table entries: 2048 (order: 1, 8192 bytes)
<4>[ 0.000000] Primary instruction cache 64kB, VIPT, 4-way, linesize 32 bytes.
<4>[ 0.000000] Primary data cache 32kB, 4-way, VIPT, cache aliases, linesize 32 bytes
<6>[ 0.000000] Writing ErrCtl register=00000000
<6>[ 0.000000] Readback ErrCtl register=00000000
<6>[ 0.000000] Memory: 29516k/32768k available (2083k kernel code, 3252k reserved, 408k data, 160k init, 0k highmem)
<6>[ 0.000000] NR_IRQS:80
<6>[ 0.000000] Calibrating delay loop... 265.42 BogoMIPS (lpj=1327104)
<6>[ 0.080000] pid_max: default: 32768 minimum: 301
<6>[ 0.080000] Mount-cache hash table entries: 512
<6>[ 0.090000] NET: Registered protocol family 16
<6>[ 0.130000] found calibration data for slot 0 on 0xBF3F1000
<4>[ 0.340000] registering PCI controller with io_map_base unset
<6>[ 0.360000] bio: create slab <bio-0> at 0
<7>[ 0.360000] pci 0000:00:00.0: [168c:ff1c] type 0 class 0x000200
<6>[ 0.360000] pci 0000:00:00.0: fixup device configuration
<0>[ 0.370000] bootstrap returns device 168C:2E
<7>[ 0.370000] pci 0000:00:00.0: reg 10: [mem 0x00000000-0x0000ffff 64bit]
<7>[ 0.370000] pci 0000:00:00.0: supports D1
<7>[ 0.370000] pci 0000:00:00.0: PME# supported from D0 D1 D3hot
<7>[ 0.370000] pci 0000:00:00.0: PME# disabled
<6>[ 0.370000] pci 0000:00:00.0: BAR 0: assigned [mem 0x10000000-0x1000ffff 64bit]
<6>[ 0.380000] pci 0000:00:00.0: BAR 0: set to [mem 0x10000000-0x1000ffff 64bit] (PCI address [0x10000000-0x1000ffff])
<6>[ 0.390000] PCI: mapping irq 72 to pin1@0000:00:00.0
<6>[ 0.390000] Switching to clocksource MIPS
<6>[ 0.400000] NET: Registered protocol family 2
<6>[ 0.400000] IP route cache hash table entries: 1024 (order: 0, 4096 bytes)
<6>[ 0.410000] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
<6>[ 0.420000] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
<6>[ 0.420000] TCP: Hash tables configured (established 1024 bind 1024)
<6>[ 0.430000] TCP reno registered
<6>[ 0.430000] UDP hash table entries: 256 (order: 0, 4096 bytes)
<6>[ 0.440000] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
<6>[ 0.450000] NET: Registered protocol family 1
<7>[ 0.450000] PCI: CLS 0 bytes, default 32
<5>[ 0.450000] gpio_proc: module loaded and /proc/gpio/ created
<6>[ 0.460000] fixup WR741 Switch LED's
<5>[ 0.460000] wl0gpio_proc: module loaded and /proc/wl0gpio/ created
<6>[ 0.470000] squashfs: version 3.0 (2006/03/15) Phillip Lougher
<6>[ 0.470000] msgmni has been set to 57
<6>[ 0.480000] io scheduler noop registered
<6>[ 0.480000] io scheduler deadline registered (default)
<6>[ 0.490000] Serial: 8250/16550 driver, 1 ports, IRQ sharing disabled
<6>[ 0.520000] serial8250.0: ttyS0 at MMIO 0x18020000 (irq = 11) is a 16550A
<6>[ 0.520000] console [ttyS0] enabled, bootconsole disabled
<0>[ 0.540000] guessed flashsize = 4M
<0>[ 0.540000] scanning for root partition
<0>[ 0.540000] tplink uboot detected
<0>[ 0.550000] guessed bootloader size = 20000
<0>[ 0.550000]
<0>[ 0.550000] found squashfs at 100000
<5>[ 0.560000] Creating 8 MTD partitions on "ar7240-nor0":
<5>[ 0.560000] 0x000000000000-0x000000020000 : "RedBoot"
<5>[ 0.570000] 0x000000020000-0x0000003e0000 : "linux"
<5>[ 0.580000] 0x000000100000-0x0000003a0000 : "rootfs"
<5>[ 0.580000] mtd: partition "rootfs" set to be root filesystem
<5>[ 0.590000] 0x0000003a0000-0x0000003e0000 : "ddwrt"
<5>[ 0.600000] 0x0000003e0000-0x0000003f0000 : "nvram"
<5>[ 0.600000] 0x0000003f0000-0x000000400000 : "board_config"
<5>[ 0.610000] 0x000000000000-0x000000400000 : "fullflash"
<5>[ 0.620000] 0x000000000000-0x000000020000 : "fullboot"
<6>[ 0.630000] tun: Universal TUN/TAP device driver, 1.6
<6>[ 0.630000] tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
<6>[ 1.040000] PPP generic driver version 2.4.2
<6>[ 1.040000] PPP BSD Compression module registered
<6>[ 1.050000] PPP Deflate Compression module registered
<6>[ 1.050000] PPP MPPE Compression module registered
<6>[ 1.060000] NET: Registered protocol family 24
<6>[ 1.060000] Software Watchdog Timer: 0.07 initialized. soft_noboot=0 soft_margin=60 sec soft_panic=0 (nowayout= 0)
<7>[ 1.070000] Registered led device: generic_0
<7>[ 1.070000] Registered led device: generic_1
<7>[ 1.070000] Registered led device: generic_2
<7>[ 1.070000] Registered led device: generic_3
<7>[ 1.070000] Registered led device: generic_4
<7>[ 1.070000] Registered led device: generic_5
<7>[ 1.070000] Registered led device: generic_6
<7>[ 1.070000] Registered led device: generic_7
<7>[ 1.080000] Registered led device: generic_8
<7>[ 1.080000] Registered led device: generic_9
<7>[ 1.080000] Registered led device: generic_10
<7>[ 1.080000] Registered led device: generic_11
<7>[ 1.080000] Registered led device: generic_12
<7>[ 1.080000] Registered led device: generic_13
<7>[ 1.080000] Registered led device: generic_14
<7>[ 1.080000] Registered led device: generic_15
<7>[ 1.080000] Registered led device: generic_16
<7>[ 1.080000] Registered led device: generic_17
<7>[ 1.080000] Registered led device: generic_18
<7>[ 1.080000] Registered led device: generic_19
<7>[ 1.080000] Registered led device: generic_20
<7>[ 1.080000] Registered led device: generic_21
<7>[ 1.080000] Registered led device: generic_22
<7>[ 1.080000] Registered led device: generic_23
<7>[ 1.080000] Registered led device: generic_24
<7>[ 1.080000] Registered led device: generic_25
<7>[ 1.080000] Registered led device: generic_26
<7>[ 1.080000] Registered led device: generic_27
<7>[ 1.080000] Registered led device: generic_28
<7>[ 1.080000] Registered led device: generic_29
<7>[ 1.080000] Registered led device: generic_30
<7>[ 1.080000] Registered led device: generic_31
<7>[ 1.080000] Registered led device: wireless_generic_0
<7>[ 1.080000] Registered led device: wireless_generic_1
<7>[ 1.080000] Registered led device: wireless_generic_2
<7>[ 1.080000] Registered led device: wireless_generic_3
<7>[ 1.080000] Registered led device: wireless_generic_4
<7>[ 1.090000] Registered led device: wireless_generic_5
<7>[ 1.090000] Registered led device: wireless_generic_6
<7>[ 1.090000] Registered led device: wireless_generic_7
<7>[ 1.090000] Registered led device: wireless_generic_8
<7>[ 1.090000] Registered led device: wireless_generic_9
<7>[ 1.090000] Registered led device: wireless_generic_10
<7>[ 1.090000] Registered led device: wireless_generic_11
<7>[ 1.090000] Registered led device: wireless_generic_12
<7>[ 1.090000] Registered led device: wireless_generic_13
<7>[ 1.090000] Registered led device: wireless_generic_14
<7>[ 1.090000] Registered led device: wireless_generic_15
<6>[ 1.090000] u32 classifier
<6>[ 1.090000] input device check on
<6>[ 1.100000] Actions configured
<6>[ 1.100000] Netfilter messages via NETLINK v0.30.
<6>[ 1.100000] nf_conntrack version 0.5.0 (461 buckets, 1844 max)
<4>[ 1.110000] nf_conntrack_rtsp v0.6.21 loading
<4>[ 1.110000] nf_nat_rtsp v0.6.21 loading
<6>[ 1.120000] ip_tables: (C) 2000-2006 Netfilter Core Team
<6>[ 1.120000] IPP2P v0.8.2 loading
<6>[ 1.130000] TCP westwood registered
<6>[ 1.130000] TCP hybla registered
<6>[ 1.130000] TCP vegas registered
<6>[ 1.140000] NET: Registered protocol family 17
<6>[ 1.140000] 8021q: 802.1Q VLAN Support v1.8
<6>[ 1.150000] searching for nvram
<6>[ 1.150000] nvram size = 0
<6>[ 1.190000] VFS: Mounted root (squashfs filesystem) readonly on device 31:2.
<6>[ 1.190000] Freeing unused kernel memory: 160k freed
<6>[ 3.980000] ag71xx_mdio: probed
<6>[ 3.980000] eth0: Atheros AG71xx at 0xb9000000, irq 4
<7>[ 4.570000] eth0: connected to PHY at ag71xx-mdio.1:04 [uid=004dd041, driver=Generic PHY]
<6>[ 4.570000] eth1: Atheros AG71xx at 0xba000000, irq 5
<6>[ 5.160000] eth1: Found an AR7240/AR9330 built-in switch
<6>[ 5.530000] Compat-wireless backport release: compat-wireless-2012-02-23-9-g3e5b1f0
<6>[ 5.540000] Backport based on wireless-testing.git master-2012-02-27
<6>[ 5.840000] cfg80211: Calling CRDA to update world regulatory domain
<6>[ 6.120000] cfg80211: World regulatory domain updated:
<6>[ 6.130000] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)
<6>[ 6.140000] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.150000] cfg80211: (2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.150000] cfg80211: (2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.160000] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.170000] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.320000] eth1: link up (1000Mbps/Full duplex)
<7>[ 6.480000] PCI: Setting latency timer of device 0000:00:00.0 to 64
<7>[ 6.490000] ath: EEPROM regdomain: 0x0
<7>[ 6.490000] ath: EEPROM indicates default country code should be used
<7>[ 6.490000] ath: doing EEPROM country->regdmn map search
<7>[ 6.490000] ath: country maps to regdmn code: 0x3a
<7>[ 6.490000] ath: Country alpha2 being used: US
<7>[ 6.490000] ath: Regpair used: 0x3a
<7>[ 6.500000] ieee80211 phy0: Selected rate control algorithm 'minstrel_ht'
<7>[ 6.500000] Registered led device: ath9k-phy0
<6>[ 6.500000] ieee80211 phy0: Atheros AR9287 Rev:2 mem=0xb0000000, irq=72
<6>[ 6.510000] cfg80211: Calling CRDA for country: US
<6>[ 6.620000] cfg80211: Regulatory domain changed to country: US
<6>[ 6.620000] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)
<6>[ 6.630000] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm)
<6>[ 6.640000] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm)
<6>[ 6.650000] cfg80211: (5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.660000] cfg80211: (5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.660000] cfg80211: (5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 6.670000] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm)
<6>[ 8.610000] device eth0 entered promiscuous mode
<6>[ 8.620000] eth1: link down
<6>[ 8.700000] device eth1 entered promiscuous mode
<6>[ 8.780000] cfg80211: Calling CRDA to update world regulatory domain
<6>[ 8.810000] cfg80211: World regulatory domain updated:
<6>[ 8.820000] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)
<6>[ 8.820000] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.830000] cfg80211: (2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.840000] cfg80211: (2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.850000] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.860000] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.860000] eth1: link up (1000Mbps/Full duplex)
<6>[ 8.870000] cfg80211: Calling CRDA for country: US
<6>[ 8.890000] cfg80211: Regulatory domain changed to country: US
<6>[ 8.900000] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)
<6>[ 8.900000] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm)
<6>[ 8.910000] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm)
<6>[ 8.920000] cfg80211: (5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.930000] cfg80211: (5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.940000] cfg80211: (5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)
<6>[ 8.940000] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm)
<6>[ 8.950000] br0: port 2(eth1) entering forwarding state
<6>[ 8.960000] br0: port 2(eth1) entering forwarding state
<6>[ 10.960000] br0: port 2(eth1) entering forwarding state
<6>[ 13.430000] device ath0 entered promiscuous mode
<6>[ 13.430000] br0: port 3(ath0) entering forwarding state
<6>[ 13.440000] br0: port 3(ath0) entering forwarding state
<6>[ 15.440000] br0: port 3(ath0) entering forwarding state
root@DD-WRT:~#
Back to top
LOM DD-WRT Guru Joined: 28 Dec 2008 Posts: 7647
Posted: Fri Jun 01, 2012 12:35 Post subject:
Thanks for testing and for the dmesg srimo01!
It will soon have official dd-wrt support. _________________ Kernel panic: Aiee, killing interrupt handler!
Back to top
SEAWALL DD-WRT Novice Joined: 03 Jun 2012 Posts: 1
Posted: Sun Jun 03, 2012 17:38 Post subject:
Any update on USB (3G and/or mass storage) support?
Back to top